Skip to content
Snippets Groups Projects
Select Git revision
  • 59a9ea197844c5c68417682da4b4d7a448b51428
  • v2018.2.x default
  • experimental
  • master
  • v2021.1.2-ffs
  • v2021.1.1-ffs
  • nrb/gluon-master-cpe510
  • v2021.1-ffs
  • v2020.2.3-ffs
  • nrbffs/fastd-remove-delay
  • v2020.2.2-ffs
  • v2020.2.1-ffs
  • v2020.2-ffs
  • v2020.2.x
  • v2020.1.3-ffs
  • v2020.1.1-ffs
  • v2020.1-ffs
  • v2019.1.2-ffs
  • v2019.1.1-ffs
  • nrb/test-radv-filter
  • v2019.1-ffs
  • nrbffs/netgear-ex6120
  • v2021.1.2-ffs0.2
  • v2021.1.2-ffs0.1
  • v2021.1.1-ffs0.4
  • v2021.1.1-ffs0.3
  • v2021.1.1-ffs0.2
  • v2021.1.1-ffs0.1
  • v2021.1-ffs0.1
  • v2020.2.3-ffs0.3
  • v2020.2.3-ffs0.2
  • v2020.2.3-ffs0.1
  • v2020.2.2-ffs0.1
  • v2020.2.1-ffs0.1
  • v2020.2-ffs0.1
  • v2020.2
  • v2020.2.x-ffs0.1
  • v2020.1.3-ffs0.1
  • v2020.1.1-ffs0.1
  • v2020.1-ffs0.1
  • v2019.1.2-ffs0.1
  • v2019.1.1-ffs0.1
42 results

0010-ar71xx-add-flush-reset-register-writes-should-fix-restart-issues-17839.patch

  • Forked from firmware / FFS Gluon
    Source project has a limited visibility.
    0010-ar71xx-add-flush-reset-register-writes-should-fix-restart-issues-17839.patch 1000 B
    From: Matthias Schiffer <mschiffer@universe-factory.net>
    Date: Fri, 9 Jan 2015 09:27:39 +0100
    Subject: ar71xx: add flush reset register writes, should fix restart issues (#17839)
    
    Backport of r43777
    
    diff --git a/target/linux/ar71xx/patches-3.10/728-MIPS-ath79-fix-restart.patch b/target/linux/ar71xx/patches-3.10/728-MIPS-ath79-fix-restart.patch
    index 0027c59..612078c 100644
    --- a/target/linux/ar71xx/patches-3.10/728-MIPS-ath79-fix-restart.patch
    +++ b/target/linux/ar71xx/patches-3.10/728-MIPS-ath79-fix-restart.patch
    @@ -8,3 +8,13 @@
      	ath79_device_reset_set(AR71XX_RESET_FULL_CHIP);
      	for (;;)
      		if (cpu_wait)
    +--- a/arch/mips/include/asm/mach-ath79/ath79.h
    ++++ b/arch/mips/include/asm/mach-ath79/ath79.h
    +@@ -144,6 +144,7 @@ static inline u32 ath79_pll_rr(unsigned
    + static inline void ath79_reset_wr(unsigned reg, u32 val)
    + {
    + 	__raw_writel(val, ath79_reset_base + reg);
    ++	(void) __raw_readl(ath79_reset_base + reg); /* flush */
    + }
    + 
    + static inline u32 ath79_reset_rr(unsigned reg)